(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93301401.1

(22) Date of filing: 25.02.93

(51) Int. Cl.5: H04R 25/00, G10L 3/02,

H03H 21/00

(30) Priority: 27.02.92 US 842566

(43) Date of publication of application: 01.09.93 Bulletin 93/35


(84) Designated Contracting States : CH DE DK FR GB LI NL SE

(1) Applicant : CENTRAL INSTITUTE FOR THE DEAF 818 South Euclid Avenue

818 South Euclid Avenue Saint Louis, MO 63110 (US) 72 Inventor: Engebretson, Maynard A. 818 S. Euclid Avenue
St. Louis, Missouri 63110 (US)
Inventor: O'Connell, Michael P. 818 S. Euclid Avenue
St. Louis, Missouri 63110 (US)

(74) Representative: Freeman, Jacqueline Carol W.P. Thompson & Co. High Holborn House 52-54 High Holborn London WC1V 6RY (GB)

- (54) Adaptive noise reduction circuit for a sound reproduction system.
- A noise reduction circuit for a hearing aid having an adaptive filter for producing a signal which estimates the noise components present in an input signal. The circuit includes a second filter for receiving the noise-estimating signal and modifying it as a function of a user's preference or as a funtion of an expected noise environment. The circuit also includes a gain control-for adjusting the magnitude of the modified noise-estimating signal, thereby allowing for the adjustment of the magnitude of the circuit response. The circuit also includes a signal combiner for combining the input signal with the adjusted noise-estimating signal to produce a noise reduced output signal.



The present invention relates to a noise reduction circuit for a sound reproduction system and, more particularly, to an adaptive noise reduction circuit for a hearing aid.

A common complaint of hearing aid users is their inability to understard speech in a noisy environment. In the past, hearing aid users were limited to listening-in-noise strategies such as adjusting the overall gain via a volume control, adjusting the frequency response, or simply removing the hearing aid. More recent hearing aids have used noise reduction techniques based on, for example, the modification of the low frequency gain in response to noise. Typically, however, these strategies and techniques have not achieved as complete a removal of noise components from the audible range of sounds as desired.

In addition to reducing noise effectively, a practical ear-level hearing aid design must accommodate the power, size and microphone placement limitations dictated by current commercial hearing aid designs. While powerful digital signal processing techniques are available, they require considerable space and power such that most are not suitable for use in a hearing aid. Accordingly, there is a need for a noise reduction circuit that requires modest computational resources, that uses only a single microphone input, that has a large range of responses for different noise inputs, and that allows for the customization of the noise reduction according to a particular user's preferences.

15

20

30

35

50

55

Among the several objects of the present invention may be noted the provision of a noise reduction circuit which estimates the noise components in an input signal and reduces them; the provision of such a circuit which is small in size and which has minimal power requirements for use in a hearing aid; the provision of such a circuit having a frequency response which is adjustable according to a users preference; the provision of such a circuit having a frequency response which is adjustable according to an expected noise environment; the provision of such a circuit having a gain which is adjustable according to a users preference; the provision of such a circuit having a gain which is adjustable according to a existing noise environment; and the provision of such a circuit which produces a noise reduced output signal.

Generally, in one form the invention provides a noise reduction circuit for a sound reproduction system having a microphone for producing an input signal in response to sound in which noise components are present. The circuit includes an adaptive filter comprising a variable filter responsive to the input signal to produce a noise estimating signal and further comprising a first combining; means responsive to the input signal and the noise-estimating signal to produce a composite signal. The parameters of the variable filter are varied in response to the composite signal to change its operating characteristics. The circuit further includes a second filter which responds to the noise-estimating signal to produce a modified noise-estimating signal and also includes means for delaying the input signal to produce a delayed signal. The circuit also includes a second combining means which is responsive to the delayed signal and the modified noise-estimating signal to produce a noise-reduced output signal. The variable filter may include means for continually sampling the input signal during predetermined time intervals to produce the noise-estimating signal. The circuit may be used with a digital input signal and may include a delaying means for delaying the input signal by an integer number of samples N to produce the delayed signal and may include a second filter comprising a symmetric FIR filter having a tap length of 2N+1 samples. The circuit may also include means for adjusting the amplitude of the modified noise-estimating signal.

Another form of the invention is a sound reproduction system having a microphone for producing an input signal in response to sound in which noise components are present and a variable filter which is responsive to the input signal to produce a noise-estimating signal. The system has a first combining means responsive to the input signal and the noise-estimating signal to produce a composite signal. The parameters of the variable filter are varied in response to the composite signal to change its operating characteristics. The system further comprises a second filter which is responsive to the noise-estimating signal to produce a modified noise-estimating signal and also includes means for delaying the input signal to produce a delayed signal. The system additionally has a second combining means responsive to the delayed signal and the modified noise-estimating signal to produce a noise-reduced output signal and also has a transducer for producing sound with a reduced level of noise components as a function of the noise-reduced output signal. The variable filter may include means for continually sampling the input signal during predetermined time intervals to produce the noise-estimating signal. The system may be used with a digital input signal and may include a delaying means for delaying the input signal by an integer number of samples N to produce the delayed signal and may include a second filter comprising a symmetric FIR filter having a tap length of 2N+1 samples. The system may also include means for adjusting the amplitude of the modified noise-estimating signal.

An additional form of the invention is a method of reducing noise components present in an input signal in the audible frequency range which comprises the steps of filtering the input signal with a variable filter to produce a noise-estimating signal and combining the input signal and the noise-estimating signal to produce a composite signal. The method further includes the steps of varying the parameters of the variable filter in response to the composite signal and filtering the noise-estimating signal according to predetermined parameters.

meters to produce a modified noise-estimating signal. The method also includes the steps of delaying the input signal to produce a delayed signal and combining the delayed signal and the modified noise-estimating signal to produce a noise-reduced output signal. The method may include a filter parameter varying step comprising the step of continually sampling the input signal and varying the parameters of said variable filter during predetermined time intervals. The method may be used with a digital input signal and may include a delaying step comprising delaying the input signal by an integer number of samples N to produce the delayed signal and may include a noise-estimating signal filtering step comprising filtering the noise-estimating signal with a symmetric FIR filter having a tap length of 2N+1 samples. The method may also include the step of selectively adjusting the amplitude of the modified noise-estimating signal.

Other objects and features will be in part apparent and in part pointed out hereinafter.

Fig. 1 is a block diagram of a noise reduction circuit of the present invention.

Fig. 2 is a block diagram of a sound reproduction system of the present invention.

Fig. 3 illustrates the present invention embodied in a headset.

10

15

20

25

35

40

50

55

Fig. 4 illustrates a hardware implementation of the block diagram of Fig. 2.

Fig. 5 is a block diagram of an analog hearing aid adopted for use with the present invention.

A noise reduction circuit of the present invention as it would be embodied in a hearing aid is generally indicated at reference numeral 10 in Figure 1. Circuit 10 has an input 12 which may be any conventional source of an input signal such as a microphone, signal processor, or the like. Input 12 also includes an analog to digital converter (not shown) for analog inputs so that the signal transmitted over a line 14 is a digital signal. The input signal on line 14 is received by an N-sample gelay circuit 16 for delaying the input signal by an integer number of samples N, an adaptive filter within dashed line 18, a delay 20 and a signal level adjuster 36.

Adaptive filter 18 includes a signal combiner 22, and a variable filter 24. Delay 20 receives the input signal from line 14 and outputs a signal on a line 26 which is similar to the input signal except that it is delayed by a predetermined number of samples. In practice, it has been found that the length of the delay introduced by delay 20 may be set according to a user's preference or in anticipation of an excepted noise environment. The delayed signal on line 26 is received by variable filter 24. Variable filter 24 continually samples each data bit in the delayed input signal to produce a noise-estimating signal on a line 28 which is an estimate of the noise components present in the input signal on line 14. Alternatively, if one desires to reduce the signal processing requirements of circuit 10, variable filter 24 may be set to sample only a percentage of the samples in the delayed input signal. Signal combiner 22 receives the input signal from line 14 and receives the noise-estimating signal on line 28. Signal combiner 22 combines the two signals to produce an error signal carried by a line 30. Signal combiner 22 preferably takes the difference between the two signals.

Variable filter 24 receives the error signal on line 30. Variable filter 24 responds to the error signal by varying the filter parameters according to an algorithm. If the product of the error and delayed sample is positive, the filter parameter corresponding to the delayed sample is increased. If this product is negative, the filter parameter is decreased. This is done for each parameter. Variable filter 24 preferably uses a version of the LMS filter algorithm for adjusting the filter parameters in response to the error signal. The LMS filter algorithm is commonly understood by those skilled in the art and is more fully described in Widrow, Glover, McCool, Kaunitz, Williams, Hearn, Ziedler, Dong and Goodlin, Adaptive Noise Cancelling: Principles and Applications, Proceedings of the IEEE, 63(12), 1692-1716 (1975), which is incorporated herein by reference. Those skilled in the art will recognize that other adaptive filters and algorithms could be used within the scope of the invention. The invention preferably embodies the binary version of the LMS algorithm. The binary version is similar to the traditional LMS algorithm with the exception that the binary version uses the sign of the error signal to update the filter parameters instead of the value of the error signal. In operation, variable filter 24 preferably has an adaption time constant on the order of several seconds. This time constant is used so that the output of variable filter 24 is an estimate of the persisting or stationary noise components present in the input signal on line 14. This time constant prevents the system from adapting and cancelling incoming transient signals and speech energy which change many times during the period of one time constant. The time constant is determined by the parameter update rate and parameter update value.

A filter 32 receives the noise estimating signal from variable filter 24 and produces a modified noise-estimating signal. Filter 32 has preselected filter parameters which may be set as a function of the user's hearing impairment or as a function of an expected noise environment. Filter 32 is used to select the frequencies over which circuit 10 operates to reduce noise. For example, if low frequencies cause trouble for the bearing impaired due to upward spread of masking, filter 32 may allow only the low frequency components of the noise estimating signal to pass. This would allow circuit 10 to remove the noise components through signal combiner 42 in the low frequencies. Likewise, if the user is troubled by higher frequencies, filter 32 may allow only the higher frequency components of the noise-estimating signal to pass which reduces the output via signal combiner 42. In practice, it has been found that there are few absolute rules and that the final setting of the para-

meters in filter 32 should be determined on the basis of the user's preference.

10

20

25

30

40

45

50

55

When circuit 10 is used in a hearing aid, the parameters of filter 32 are determined according to the user's preferences during the fitting session for the hearing aid. The hearing aid preferably includes a connector and a data link as shown in Fig. 2 of U.S. Patent No. 4,548,082 for setting the parameters of filter 32 during the fitting session. The fitting session is preferably conducted as more fully described in U.S. Patent No. 4,548,082, which is incorporated herein by reference.

Filter 32 outputs the modified noise-estimating signal on a line 34 which is received by a signal level adjuster 36. Signal level adjuster 36 adjusts the amplitude of the modified noise-estimating signal to produce an amplitude adjusted signal on a line 38. If adjuster 36 is manually operated, the user can reduce the amplitude of the modified noise-estimating signal during quiet times when there is less need for circuit 10. Likewise, the user can allow the full modified-noise estimating signal to pass during noisy times. It is also within the scope of the invention to provide for the automatic control of signal level adjuster 36. This is done by having signal level adjuster 36 sense the minimum threshold level of the signal received from input 12 over line 14. When the minimum threshold level is large, it indicates a noisy environment which suggests full output of the modified noise-estimating signal. When the minimum threshold level is small, it indicates a quiet environment which suggests that the modified noise-estimating signal should be reduced. For intermediate conditions, intermediate adjustments are set for signal level adjuster 36.

N-sample delay 16 receives the input signal from input 12 and outputs the signal delayed by N-samples on a line 40. A signal combiner 42 combines the delayed signal on line 40 with the amplitude adjusted signal on line 38 to produce a noise-reduced output signal via line 43 at an output 44. Signal combiner 42 preferably takes the difference between the two signals. This operation of signal combiner 42 cancels signal components that are present both in the N-sample delayed signal and the filtered signal on line 38. The numeric value of N in N-sample delay 16 is determined by the tap length of filter 32, which is a symmetric FIR filter with a delay of N-Samples. For a given tap length L, L = 2N + 1. The use of this equation ensures that proper timing is maintained between the output of N-sample delay 16 and the output of filter 32.

When used in a hearing aid, noise reduction circuit 10 may be connected in series with commonly found filters, amplifiers and signal processors. Fig. 2 shows a block diagram for using circuit 10 of Fig. 1 as the first signal processing stage in a hearing aid 100. Common reference numerals are used in the figures as appropriate. Fig. 2 shows a microphone 50 which is positioned to produce an input signal in response to sound external to hearing aid 100 by conventional means. An analog to digital converter 52 receives the input signal and converts it to a digital signal. Noise reduction circuit 10 receives the digital signal and reduces the noise components in it as more fully described in Fig. 1 and the accompanying text. A signal processor 54 receives the noise reduced output signal from circuit 10. Signal processor 54 may be any one or more of the commonly available signal processing circuits available for processing digital signals in hearing aids. For example, signal processor 54 may include the filter-limit-filter structure disclosed in U.S. Patent No. 4,548,082. Signal processor 54 may also include any combination of the other commonly found amplifier or filter stages available for use in a hearing aid. After the digital signal has passed through the final stage of signal processing, a digital to analog converter 56 converts the signal to an analog signal for use by a transducer 58 in producing sound as a function of the noise reduced signal.

In addition to use in a traditional hearing aid, the present invention may be used in other applications requiring the removal of stationary noise components from a signal. For example, the work environment in a factory may include background noise such as fan or motor noise. Fig. 3 shows circuit 10 of Fig. 1 installed in a headset 110 to be worn over the ears by a worker or in the worker's helmet for reducing the fan or motor noise. Headset 110 includes a microphone 50 for detecting sound in the work place. Microphone 50 is connected by wires (not shown) to a circuit 112. Circuit 112 includes the analog to digital converter 52, noise reduction circuit 10 and digital to analog converter 56 of Fig. 2. Circuit 112 thereby reduces the noise components present in the signal produced by microphone 50. Those skilled in the art will recognize that circuit 112 may also include other signal processing as that found in signal processor 54 of Fig. 2. Headset 110 also includes a transducer 58 for producing sound as a function of the noise reduced signal produced by circuit 112.

Fig. 4 shows a hardware implementation 120 of an embodiment of the invention and, in particular, it shows an implementation of the block diagram of Fig. 2, but simplified to unity gain function with the omission of signal processor 54. Hardware 120 includes a digital signal processing board 122 comprised of a TMS 32040 14-bit analog to digital and digital to analog converter 126, a TMS 32010 digital signal processor 128, and a EPROM and RAM memory 130, which operates in real time at a sampling rate of 12.5 khz. Component 126 combines the functions of converters 52 and 56 of Fig. 2 while 128 is a digital signal processor that executes the program in EPROM program memory 130 to provide the noise reduction functions of the noise reduction circuitry 10. Hardware 120 includes an ear module 123 for inputting and outputting acoustic signals. Ear module 123 preferably comprises a Knowles EK 3024 microphone and preamplifier 124 and Knowles ED 1932 receiver 134

packaged in a typical behind the ear hearing aid case. Thus microphone and preamplifier 124 and receiver 134 provide the functions of microphone 50 and transducer 58 of Fig. 2.

Circuit 130 includes EPROM program memory for implementing the noise reduction circuit 10 of Fig. 1 through computer program "NRDEF.320" which is set forth in Appendix A hereto and incorporated herein by reference. The NRDEF.320 program preferably uses linear arithmetic and linear adaptive coefficient quantization in processing the input signal. Control of the processing is accomplished using the serial port communication routines installed in the program.

In operation, the NRDEF.320 program implements noise reduction circuit 10 of Fig. 1 in software. The reference characters used in Fig. 1 are repeated in the following description of Fig. 4 to correlate the block from Fig. 1 with the corresponding software routine in the NRDEF.320 program which implements the block. Accordingly, the NRDEF.320 program implements a 6 tap variable filter 24 with a single delay 20 in the variable filter path. Variable filter 24 is driven by the error signal generated by subtracting the variable filter output from the input signal. Based on the signs of the error signal and corresponding data value, the coefficient of variable filter 24 to be updated is incremented or decremented by a single least significant bit. The error signal is used only to update the coefficients of variable filter 24, and is not used in further processing. The noise estimate output from the variable filter 24 is low pass filtered by an 11 tap linear phase filter 32. This lowpass filtered noise estimate is then scaled by a multiplier (default=1) and subtracted from the input signal delayed 5 samples to produce a noise-reduced output signal.

Fig. 5 illustrates the use of the present invention with a traditional analog hearing aid. Fig. 5 includes an analog to digital converter 52, an acoustic noise reduction circuit 10, and a digital to analog converter 56, all as described above. Circuit 10 and converters 52 and 56 are preferably mounted in an integrated circuit chipset by conventional means for connection between a microphone 50 and an amplifier 57 in the hearing aid.

In view of the above, it will be seen that the several objects of the invention are achieved and other advantageous results attained.

As various changes could be made in the above constructions without departing from the scope of the invention, it is intended that all matter contained in the above description or shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

30

25

5

10

35

40

45

50

5

APPENDIX A

10 PROGRAM 'nrdef.320' Michael P. O'Connell Copyright 1988 Central Institute for the Deaf 818 S. Euclid 15 Saint Louis, Misssouri 63110 This program is based on the 50 tap adaptive filter program 'nrlpdc' In this program the noise estimate is low passed filtered with an X tap linear phase lowpass filter, scaled and used to cancel an appropriately delayed input signal. The error term used in the adaptive filter unders 20 adaptive filter update remains the same. The coefficient update uses a leaky coefficient form such that: w(k,n+1) = w(k,n)*[1-leak] + deltawhere leak and delta are programmable. This program also includes the serial port communication protocol to allow the program parameters to be adjusted through the serial communication port. 25 The dc offset from the input is removed using and adaptive nulling which subtracts an offset from the input to generate a zero mean input stream. 30 50 tap adaptive filter using the sign-update method This program implements a 50 tap (or smaller) adaptive filter using the sign bit update method. The program is designed to use the 32010 DSP board with the AIC acting as both A/D and D/A. 35 The adaptive structure implemented is X(n) 40 y(n) 45 The output signal is

O 1988 CENTRAL INSTITUTE FOR THE DEAF

50

```
5
10
                                 11 tap fix
15
                The default conditions for this program are:
                - 6 tap adaptive filter
20
                - non-leaking coefficients
- 1 LSB update of adaptive coefficients
- unity sensitivity term ( 32767 where 32768 is unity)
25
                DATA AREAS
                page 0
                0 - 50 input samples
                51 - 100 adaptive filter coefficients
30
                page 1
                0 - 11 noise estimate samples
35
                page 0 data locations
       d0
                equ
                          0
                                    input data x(n)
       ā5
                edn
                          5
                                    input data x(n-5)
                                    input data x(n-49)
input data x(n-50
                equ
                          49
       450
                equ
                          50
40
       wO
                equ
                          51
                                   adaptive_EIR_coefficient w(0)
                         100
       w49
                edn
                                   adaptive FIR coefficient w(49)
                equ
                         101
                                   adaptive filter output (estimate)
       err
                equ
                         102
                                   estimate error [ err = x(n) - y(n)]
45
```

50

```
5
        temp
                           103
                 equ
                                     temporary working location
                                    coefficient update magnitude / 2
        delta
                 equ
                           104
        loest
                           105
                 equ
                                     low pass filtered noise estimate
        sens
                 equ
                           106
                                    noise reduction sensitivity term
        dcoff
                 egu
                           107
                                    adaptive do offset nulling term
10
        taps
                 equ
                           108
                                    number of adaptive filter taps - 1
        leak
                 equ
                           109
                                    leaky coefficient multiplier
                 serial communication locations
15
        serin
                 equ
                                              serial input data from wart
        serout equ
                          119
120
                                              serial output data to wart
                                              hex value of valid input address from serial port communication
        value
                 equ
        cadd
                 equ
                          121
        cdata
                 equ
                          122
                                              data from serial port communication working location used in building a word
        word
                 equ
20
        one
                 equ
                          124
                                    data memory address containing 1
        mask
                          125
                 equ
                                    data memory address of 14 high order bit mask
        din
                equ
                          126
                                    a/d input sample
        dout
                equ
                          127
                                    d/a output sample
25
                page 1 data locations
       y0
                equ
                                    current noise estimate y(n)
        y10
                          10
                equ
                                    noise estimate y(n-10)
                AORG
                          0
30
                          start
                                    hard reset vector
                AIC interrupt routine
       sint
                                    read a/d input sample
                in
                          din,0
                out
                          dout,0
                                    output d/a sample
35
                gog
                                    load return address into accumulator
                add
                                    add offset to return address
                          one,1
                push
                                    store new return address
                eint
                                   enable interrupts and clear intf return from interrupt call
                Set
40
       bmask
                data
                          >fffc
                                   output bit mask
                                   ra/ta data for 12.25 kHz sampling rb/tb data for 12.25 kHz sampling default noise reduction sensitivity
       Esrta
                data
                          >0c18
       fsrtb
                          >448a
                data
       ksens
                data
                          32767
```

50

45

```
5
                  Program initialization
         start
                  dint
                                       disable interrupts from AIC
                  Ldpk
                                       load data page pointer to page 0 set overflow clipping mode default noise reduction sensitivity
                             0
                  SOVE
                  lack
                             ksens
10
                                       read noise reduction sensitivity load coefficient delta value
                  tblr
                             sens
                  lack
                                       store coefficient delta value
                  sacl
                             delta
                  lack
                             5
                                       load number of taps - 1
                                       store the desired number of taps - 1
                  sacl
                             taps
                                       default coefficient leak term (1 - leak/2715)
                  lack
                             >0
                  sacl
15
                             leak
                                       store default leak term
                  clear coefficients and data areas
                  (start at cldat to clear filter taps without resetting
                  model parameters)
20
        cldat
                 larp
                            0
                                       use aux req. 0
                                       set word counter to 100
                  lark
                            0,100
                                      clear accumulator
clear lower 100 data locations
branch until all locations clear
                  zac
        cld
                  sacl
                  banz
                            cld
25
                  lark
                            0,50
                                      initialize ARO to 50
                  lark
                            1,0
                                      initialize AR1 to 0
                 start point for resetting parameters (this does not set delta, sens, or the number of taps)
                  (does not clear filter taps)
30
        start1 dint
                                      disable interrupts from AII load data page pointer to page 0 set overflow disping mode
                  sova
                  lack
                            bmask
                                      output bit mask
                                      read bit mask
                  tblr
                            mask
35
                 lack
                                      load one (1) in accumulator
                 sacl
                                      store value of 1 in one
                            one
                 This code is used to set the sampling rate and AIC configuration
                 zac
                                      clear accumulator
                                     zero output data to AIC clear AIC serial register
40
                 sacl
                            dout
                 out
                            dout, 0
                 out
                            dout, 7 _ reset.AIC .
                                     reset AIC clear AIC serial register
                 out
                            dout, 7
                            dout.0
                 out
```

45

50

```
eint
                               enable interrupts
     h1
             ש
                      b1
                               ignore first interrupt
 5
             lack
                      3
                               data to initiate secondary communication
             sacl
                      daut
                               store data in interrupt region
     =0
             Ъ
                      c0
                               wait for interrupt
             lack
                      fsrta
                               ta/ra settings
                               read ta/ra settings wait for interrupt
             thir
                      dout
     c1
10
             Ъ
                      c1
             lack
                               data to initiate secondary communication
                      3
             sacl.
                      dout
                               store data in interrupt region
     c2
                               wait for interrupt th/ro settings
                      c2
             lack
                      farto
                               read th/Th settings
             =11:
                      dout
     C3
             5
                               wait for interrupt
15
                      c3
             lack
                      3
                               data to initiate secondary communication
             sacl
                      dout
                               store data in interrupt region
                               wait for interrupt
     C4
             b
                      C4
                      >63
                               AIC data for no aa / 3V FS / in+ input
             lack
             sacl
                      dout
                               store AIC settings
20
     c5
             b
                      c5
                               wait for interrupt
             Zac
                               clear accumulator
             sacl
                      dout
                               store output sample of 0
     =5
             ь
                      c5
                               wait for interrupt
25
             This is the region in which the main program sampling loop is
             executed.
             null the input do offset
30
     lsop
             lac
                      dim.12
                              load new input sample
             SUB
                     dootf.3 suptract do offset
             sacz
                     dia. .
                              store input with do term nulled
                     incoii
                             branch if offset input signal positive
             pg=
            _lac
                     desii
35
                              load adaptive do offset term
             -sub
                     one.
                              feduca offiset term
                     desfi
             saci
                              store new offset
                     filter
                              baron to adaptive filter code
     incoif lac
                     desii
                              load adaptive do offset term
             add
                     one
                              increase offset term
40
                     dcoff
             sacl
                              store new offset
             calculate the adaptive filter output
     filter zac
                              clear accumulator
            lt
                     d49
                              load x(n-49) into T register
45
```

50

```
5
                calculate estimate error (assume delay of one)
                lac
                          din
                                    load current input x(n+1)
                sacl
                                    store new input sample in array
                          d0
                                    subtract estimate err = x(n+1) = y(n)
                sub
                saci
                          err
                                    store error
10
                update a single filter coefficient using the sign bit method
                          -ARO counts from 50 to 1, w(k) to be updated has address <ARO> + 50, applicable data x(n-k) has address <ARO>
                          0.temp store x(n-k) pointer in location temp load w(k) offset in accountant
                sar
15
                lack
                                    add coefficient pointer value store w(k) coefficient address in temp
                ·add
                          temp
                sacl
                          temp
                lar
                          l, temp
                                    load w(k) address in AR1
                1t
                                    load x(n-k) in to T register, set ARP=1
err = x(n-k) in P reg.
                          *,1
20
                вру
                          err
                                    load accumulator with product branch if err * x(n-k) is negative
                pac
                blz
                          nprd
                add delta to w(k)
                lac
                          delta,15
                                             coefficient delta in accumulator
25
                          updat branch to update code
                subtract delta from w(k)
       aprd
                Zac
                                    clear accumulator
                          delta,15
                sub
                                             negative coefficient delta in accumulator
30
               update w(k) using address stored in AR1
       updat
               add
                          ₹,15
                                    add w(k) to current delta
               add
                                    add w(k) again to make use of overflow processing load w(k) in T reg. for leak term
                          *,15
               lt
                                   multiply by leak term subtract scaled w(k) for leak
               mpy
                         leak
35
               spac
               sach
                          -,0,0
                                   store updated w(k), set ARP=0
               update the coefficient pointer ARO
40
                                   subtract one from ARO to offset count (49-0)
               mar'
                         *-,0
               banz
                                   branch if coefficient counter not zero
                         cntok
               lar_
                         0, taps - reset coefficient counter
      cntok
                                   add one to ARO to use again as address pointer
               mar
                         *+,0
               low pass filter and scale the noise estimate
45
```

- gri

55

```
5
                   lac
                                        load current noise estimate in accumlator
                   ldpk
                                        change to data page 1
                   sacl
                              y0
                                        store current noise estimate in page 1
                   lowpass filter ( 1 kHz BW, -40 dB at 3kHz)
                   zac
                                        clear accumulator load y(n-10) in T register
 10
                   lt
                              y10
                                        multiply by h(10) load y(n-9) in T register, accumulate, Z**-1 multiply by h(9)
                   mpyk
                              -59
                   ltā
                              9
                   zpyk
                              -68
                   ltd
                              8
                   ≖pyk
                              113
                   124
15
                   прук
                              545
                   ltd
                              6
                             1036
                   mpyk
                   ltd
                  mpyk
ltd
                             1255
                              4
20
                  друk
                             1036
                  ltd
                  друк
                             545
                  ltd
                  ≖руk
                             113
                  ltd
25
                  друк
                             -68
                             y0
-59
                                       load y(n) in T register, accumulate, Z^{**-1} multiply by h(0) accumulate last product
                  ltd
                  ≖рук
                  apac
                  ldpk
                                       return to data page 0
                  sach
                             lpest,4 store lowpass estimate of noise
30
                                       lowpass noise estimate in T register multiply by noise reduction sensitivity
                  lt
                             lpest
                  #Dv
                             sens
                  Pac
                                       accumulate result
                             lpest,1 store filtered, scaled, noise estimate
                  sacn
35
                  output desired data
        dac
                 lac
                                      load x(n-5) into lower accumulator
                 sub
                                      subtract lowpass, scaled noise estimate mask off 14 high order bits
                            lpest
                 and
                            mask
                 sacl
                            dout
                                      store output data
40
        wait
                                      wait for interrupt continue loop if no serial input present
                 ь
                            wait
                 bioz
                            loop
        *
```

45

50

```
mpy
ltd
                              w49
                                              reg. = x(n-49)*w(49)
                                           load x(n-48) in T reg., accumulate. Z--1 P reg. = x(n-48)*w(48)
                              48
               mpy
ltd
                             99
47
5
                              98
               ZDY
               111
                             46
97
45
               mpy
ltd
               mpy
                              96
                             44
95
43
10
               ltd
               mpy
ltd
                             94
42
93
               дру
               153
               EDY
                             41
92
15
               ltd
               mpy
ltd
                             40
                             91
39
90
38
               mpy
ltd
               mpy
20
               ltd
              mpy
ltd
                             89
                             37
              mpy
ltd
                             88
                             36
              пру
                             87
25
              ltd
                             35
              mpy
ltd
                             86
                             34
              mpy
                             85
                             33
              mpy
ltd
                             84
30
                             32
              mpy
ltd
                             83
                             31
92
              Tid
Est
                             30
              mpy
1td
35
                             81
                             29
              T Ed
                             80
                             28
79
              mpy
1 td
                             27
78
40
              mpy
ltd
                            26
77
              mpy
1 td
                             25
                             76
              mpy
ltd
                            24
75
45
              mpy
1 td
```

50

23

```
mpy
1td
                          74
22
73
21
72
20
71
19
70
 5
             mpv
1 td
             apy
ltd
             npy
1td
             mpy
1 td
10
                          18
69
16
16
16
16
16
16
16
14
             mpy
1td
             mpy
1 td
            mpy
1td
15
            mpy
1 td
                         65
13
64
12
            mpy
1 td
            mpy
ltd
20
            mpy
ltd
                          63
                         11
62
10
            mpy
ltd
            mpy
ltd
                         61
25
                         9
           mpy
ltd
                         60
                         8
           mpy
1td
                         59
           mpy
ltd
                         58
30
                         6
           mpy
1 t d
                         57
           155
257
                         56
                         4
           mpy
1=2
                         55
35
           EDY
1td
                         54
           mpy
ltd
                        53
                        1
5 2
           mpy
ltd
40
                        d0
                                     load t reg. x(n), accumulate, z**-1 P reg. = x(n)*w(n)
           шру
                        w0
           apac
                                     accumulate final product
           sach
                                     store estimate y(n)
                        у,1
у,15
           add
                                     add result for gain of 6 dB
           add
                                     round result
                        one,14
45
           sach
                        y,1
                                     store estimate + 6 dB (prevent overflow in filter)
```

50

```
5
                           program gencom. 320
                          This program contains routines for communication via an RS232 line and the TMS32010 board. It contains routines to read and write to the data and program memory, and begin execution of the 32010 code at a given location.
 10
                          The command formats are as follows:
                          /0xxxx
                                                                     start execution at address xxxx write data to program memory starting
15
                          /lxxxxddddcccc...
                                                                     at address xxxx read data from program memory address xxxx write data to data memory starting at
                           /2xxxx (XXXX returned)
                           /3xxxxddddcccc...
                                                                      address xxxx
                                                                     read data from data memory address xxxx write data xxxx to WDHA interface read data XXXX from WDHA interface read WDHA serial output line, 0000 if low, 0001 if high
                           /4xxxx (XXXX returned)
                          /Sxxxx
                                       (XXXX returned)
20
                                       (XXXX returned)
                          communication routines for the log DBA evaluation system
25
                          At this point a character has been received through the serial port
                          interrupting program execution. The subroutine used to service the serial port will be called. If program control returns to this point from 'getch' a character other than '/' has been received. Further program execution will halt until a valid character has been received.
30
                                                                     disable AIC interrupts
              charin dint
                                                                     call character input routine wait for valid '/' character
                          call
                                         getch
                                         charin
                         This portion begins the command interpretation portion of the program. Program control passes to this point whenever an '/' character is received.
35
              comman call
                                                                     get command character
                                         getin
                          lac
                                         value
                                                                      load received command value
                          bz
                                         exec
                                                                     branch to execute routine
                                                                     check for 1 command
branch to load program memory
                          sub
                                         one
                          bz
                                         7 bm
                                                                     check for 2 command
                          sub
                                         one
40
                          bz
                                         rpm
                                                                     branch to read program memory
                                                                    check for 3 command memory routine check for 4 command
                          sub
                                         one
                          bz
                                         ldm
                           sub
```

45

50

```
5
                 bΖ
                            rdm
                                               branch to read data memory routine check for 5 command
                 sub
                           one
                 bz
                           wwdha
                                               branch to write wdha routine check for 6 command
                 sub
                           one
                 bz
                            :wdha
                                               branch to read wdha routine check for 7 command
                 sub
                           one
                 ÞΖ
                           cwdha
                                               branch to check wdha serial output bit branch to get valid control sequence
10
                 ь
                           charin
                 execute routine
       exec
                 call
                                               call word input routine to get address
                 lac
15
                           word
                                               load starting address
                 cala
                                               jump to desired starting location
        *
                load program memory routine
       lpm
                call
                           gword
                                               call word input routine to get address
20
                lac
                           word
                                             . load new word
                sacl
                           cadd
                                               store command address
       1pm1
                call
                                               call word input to get data
                           grotd
                lac
                                               load new word
                           MOLG
                sacl
                           cdata.
                                               store command data
                lac
                           cadd
                                              load write address
                thlw
                           cdata
                                              write data
25
                add
                           one
                                               increment address
                sacl
                           cadd
                                               store new address
                Þ
                          lpml
                                              branch for new word
       *
                read program memory routine
30
       rpm
                call
                          gword
                                              call word input routine to get address
                lac
                          LION
                                              load address in accumulator
                251:
                                              read memory contents
send word to nost
read next command
                          word
                call
                          sword
                          charin
35
                load data memory routine
      ldm
                call
                          gward
                                              call word input routine to get address.
                lac
                          word
                                              load address in accumulator
                                              store starting address for write to memory call word input to get data load data into accumulator select aux register 1
                sacl
                          cadd
      ldmi
                call
                          gward
                lac
                          word
40
                larp
                lar
                          1,cadd
                                              load progam memory address in aux reg.
               sacl
                                              store new data increment, increment address
               sar
                          1.cadd
                                              store updated address in cadd
```

50

45

```
5
                    larp
                                                  select aux register 3
                                                  branch for next data input
                              ldml
                    read data memory routine
          s dm
                              gword
                                                  call word input routine to get address
                    call
10
                                                  load address in aux. reg. 1
                              1,word
                    lar
                  - larp
                                                  select aux reg. 1
                   lac
                                                  read data memory location
                    sacl
                              word
                                                  store data from memory location
                                                  select aux reg. 0
                    larp
                                                  call send word routine read next command
                   call
                              sword
15
                   ь
                              charin
                   write to wdha routine
                                                  word input routine to get data for wdha
          wwdha
                   call
                              gword
                                                 set wdha datain high for leading 1 use cadd for working location clear wdha clocks to 0
                   lac
                              one.15
20
                   sacl
                             cadd
                             cadd, 6
                   out
                                                  set wdha datain high for leading 1 set wdha clkin high
                   lac
                             one,15
                   add
                             one,14
                   sacl
                              cadd
                                                  store wdha output signals
                   out
                             cadd, 5
                                                  clock in leading 1
                                                  clear accumulator
                   zac
25
                                                  low-clock signals output low clock signals
                   sacl
                             cadd
                   out
                             cadd,6
                   larp
                                                  select aux reg 0
                    lark
                             1,15
                                                  store bit shift counter
                                                  mask for data bit
mask off high order bit
          wrO
                   lac
                             one,15
                   and
                             word
                   sacl
                             cdata
                                                  store output data bit
30
                   out
                             cdata.6
                                                  output data bit to wdha, clkin low
                                                 set clkin high
add data bit
store data bit, clkin high
                   Lac
                             one,14
                   OF
                             cdata
                   saci
                              cdata
                   out
                              cdata.ó
                                                  clock in data to witha
                   lac
                              word, 1
                                                  shift data word
35
                                                  store smilted output word branch for next bit output
                   sacl
                             word
                   banz
                             wrO
                   lars
                             n
                                                  select aux. register 0
                   Ö
                             charin
                                                  branch for next command
                   wdha read word routine
40
          rwdha
                   zac
                                                  clear accumulator
                                               clear input data word set clkout low-
                             word
                   saci
                   _out. . _
                             word,6 -
                                                  select aux reg 0
                   larp
                   lark
                             1,15
                                                  store but shift counter
```

50

45

```
5
         :0
                  lac
                           word, 1
                                              shift building input word
                  sacl
                           word
                                               store shifted word
                  in
                           cdata, 5
                                               read dataout bit
                  lac
                           cdata,1
                                              Shift data by 1 left store new bit
                  sach
                           cdata
                  lac
                           one
                                              set low order bit
                 and
                                              mask cff new bit
                           cdata
10
                 OF
                           word
                                              add but to low order bit of word
                 sac1
                                              store word
set clkout bit
                           word
                 lac
                           one,13
                 saci
                           cdata
                                              store clkout bit
                 out
                           cdata,6
                                              set clkout high, generate leading edge
                 ZAC
                                              clear accumulator
                 sacl
                           cdata
                                              clear clkout bit
15
                                              set clkout low branch until all bits read
                 out
                           cdata, 6
                 banz
                           rO
                 larp
                                              select aux reg. 0
                           ٥
                 call
                           sword
                                              call word send routine
                 ь
                           charin
                                              wait for next command
                 check wdha serial output bit
20
        cwdha
                 in
                           cdata,6
                                             read wdha serial output bit
                 lac
                           one,15
                                             mask for wdha serial bit
                 and
                                             check serial input bit
branch if bit low
                           cdata
                          bitlow
                 ÞΖ
                 lac
                          one
                                             load one in accumulator
25
                 sacl
                          word
                                             store 0001 in output word
                 ь
                          CWO
                                             branch to send word out
        bitlow zac
                                             clear accumulator
store 0000 in output word
                 sacl
                          word
        cwo
                 call
                          sword
                                             call word send routine wait for next command
                          charin
30
                word send routine (output word passed in word)
        sward
               lac
                          word.4
                                             shift first mibble into upper accumulator
                          cdata
15
                sacn
                                             store mibble
                Lack
                                             4 low order oit mask
                and
                                             mask nibble
                          cdata
                sacl
35
                          cdata
                                             store nibble to be output
                call
                          sendch
                                             call send character routine
                lac
                                             smift second mibble into upper accumulator store nibble
                          word, 3
                sach
                          cdata
                lack
                          15
                                             4 low order bit mask
                and
                          cdata
                                             mask nibble
                sacl
                         cdata
                                             store mibble to be output
40
                call
                                             call send character routine shift third nibble into upper accumulator
                          sendch
                lac
                          word, 12
                sach
                          cdata
                                             store mibble
                lack
                         15
                                             4 low order bit mask
                and
                          cdata
                                             mask nibble
```

45

50

```
sacl
                       cdata
                                          store nibble to be output
              call
                       sendch
                                          call send character routine
              lack
                       15
                                          4 low order bit mask
5
              bns
                                          mask low order nibble
                       word
              sac1
                       cdata
                                          store nibble to be output
              call
                       sendon
                                          call send character routine
              ret
                                          return from sword
              send character routine (output nibble in cdata)
10
      sendch larp
                                          load auxiliary pointer to 1 for delay
              lack
                       9
                                         load 9 in accumulator
                                         check for chars 0-9
              sub
                       cdata
              blz
                                         branch if value A-F
base ascii offset for 0-9
                       saf
              lack
                       48
15
              add
                       cdata
                                         prepare ascii character
              sacl
                       cdata
                                         store ascii code for 0-9
              ь
                       sc0
                                         branch to serial output processing
     saf
             lack
                       55
                                        base ascii offset for A-F
             add
                       cdata
                                         prepare ascii character
             sacl
                       cdata
                                         store ascii code for A-F
             b
                                     branch to serial output processing delay counter for trans buffer to empty delay loop
20
                       scO
     delay
             lark
                       1,40
     del0
             banz
                       del0
             laro
                       0
                                       select aux reg. 0
     SCO
             bioz
                      tbechk
                                         check for pending input character check for new command
             ь
                       charin
     tbechk in
                       serin,1
                                         read serial input register mask for the bit
25
             lac
                       one,10
             and
                                         check the bit if buffer full branch to delay
                       serin
                       delay
             bΖ
             out
                       cdata,1
                                         output character to UART
             ret
                                         return from sendch
30
             word construct routine (results returned in word)
     gword call
                       getch
                                         read bits 15-12
             lac
                      value
                                         load input data value
             clz
                                         branch if invalid character received
                      charin
             lac
                      value, 12
                                        load hex nibble in bits 15-12
35
             sac1
                      word
                                        store building word
             call
                                         read bits 11-8
load input data value
                      getch
             lac
                      value
             blz
                                        branch if invalid character received
                      charin
             lac
                      value,8
                                        load hex nibble in bits 11-8
             Or
                      word
                                        or with word
40
             sacl
                      word
                                        store building word
             call
                      getch
value
                                    read bits 7-4
load input data value
            -lac
             blz
                                       branch if invalid character received load hex nibble in bits 7-4
                      charin
                      value,4
            lac
             ar
                      word
                                        or with word
45
```

50

55[°]

```
sacl
                         word
                                            store building word
 5
                call
                         getch
                                            read bits 3-0
                                           load input data value
                lac
                         value
                blz
                         charin
                                           branch if invalid character received
                lac
                         value
                                            load hex nibble in bits 3-0
                OE
                         AOEG
                                           or with word
                sacl
                         word
                                           store building word
10
                ret
                                            return from gword
                serial input routine
               bioz
       getch
                         getch
                                           wait for serial input
15
                                           select aux reg 1
                larp
                lark
                         1,10
                                           store delay counter
       cwait
                                           wait for wart registers
               banz
                         cwait
                                           select aux reg 0
                larp
                in
                         serin,1
                                           read serial input register
20
               check for '/' ([ESC])
               lack
                        >ff
                                           load 8 bit low order mask
               and
                         serin
                                           load input data into accumulator
                                           store data only
               sacl
                         serin
                                           store input data (prepare for echo) load '/' ([ESC]) code in accumulator compare input branch if '/' ([ESC]) command character
               sacl
                         serout
25
               lack
                         47
               sub
                         serin
               bz
                        escin
               check for 0-9 hex character
30
               lack
                        48
                                           ascii code for 0
               sacl
                        temo
                                           store ascii offset
               lac
                        serin
                                           load serin in accumulator
                                           subtract offset for ascii 0
               sub
                        temp
               512
                        iner
                                           branch (<0) to invalid character routine
               sacl
                        seria
                                           store shifted serin
35
               lack
                                           ascii code offset for 9
              ... sacl
                        came
                                           store ascii offset
               lac
                        serin
                                           load input data
               sub
                                           subtract 9
                        temo
               bgz
                        not09
                                           branch if serin > 9
               lac
                        serin
                                           load value 0-9 in accumulator
               sacl
                        value
                                           store input character value
40
                        good
                                           branch to character echo routine
               check for A-F hex character
       not09
               lack
                        17
                                         - additional offset for A-F
               sacl
                                          store offset
                        temp
45
```

50

```
. load input data
             lac
                      serin
                                       subtract new offset
                      temp
             sub
                                       branch ((0) to invalid character routine
5
             blz
                      inerr
                                       store shifted serin
             sacl
                      serin
                                       ascil code offset
store ascil offset
             lack
             sacl
                      temp
                                        load input data
                      serin
             lac
                                        subtract 5 branch if serin > 5
             sub
                      temp
10
             pdz
                      inerr
                                        load value for hex A
             lack
                      10
                                        add input data
                      serin
             add
                                        store input character value
             sacl
                      value
                                        branch to character echo routine
                      good
             b
             valid character echo
15
                                        output valid character
                      serout,1
     good
                                        return from character input
             ret
             invalid character echo
                                      _ascii code for !
                      33
20
     inerr
             lack
                                        store character to be echoed
             sacl
                      serout
                                        output character
                      serout, 1
             out
                                        clear accumulator
             zac
                                        -1 in accumulator
             sub
                                        store -1 in value
             sacl
                      value
                                        return from character input
             ret
25
             '/' character echo
                                        output '/' character
     escin out
                      serout,1
                                        clear return address
             pop
                                        branch to command interpretation.
                      comman
30
                      1,127
                                        select aux reg. 1
      bell
              larp
                                        store delay counter
              lark
                                        wait for uast registers select aux reg. 0
      waito
                      waitb
              banz
                      0
              lasp
35
                                        branch if no pending character branch to serial input handler
                      bell2
              bioz
                      charin
             Þ
                                        read serial input register
      belll
              in
                       serin.i
                                        mask for the bit check the bit
              lac
                      one,10
              and
                       serin
                                         if buffer full branch to bell
              bΖ
                       bell
40
                                    ascii bell in accumulator
              lack
                    7
Serout
              sacl
                                      send bell character
                       serout,1
              cut
                                         send another bell
                       bell
              ь
```

45

50

(

end

Claims

5

10

15

30

35

40

45

50

55

 A noise reduction circuit for a sound reproduction system having a microphone for producing an input signal in response to sound in which a noise component is present, said circuit comprising:

an adaptive filter means including a variable filter means responsive to the input signal for producing a noise-estimating signal and further including a first combining means responsive to the input signal and the noise-estimating signal for producing a composite signal;

said variable filter means having parameters which are varied in response to the composite signal to change the operating characteristics thereof;

a second filter means responsive to the noise-estimating signal to produce a modified noise-estimating signal;

means for delaying the input signal to produce a delayed signal; and

second combining means responsive to the delayed signal and the modified noise-estimating signal for producing a noise-reduced output signal.

- 2. A circuit according to claim 1, wherein the variable filter means comprises means for continually sampling the input signal during predetermined time intervals to produce the noise-estimating signal which is a function of the noise components during said time intervals.
- 3. A circuit according to claim 1 or 2, wherein the input signal is a digital signal; wherein the delaying means comprises means for delaying the input signal by an integral number of samples N to produce the delayed signal; and wherein the second filter means comprises a symmetric FIR filter having a tap length of 2N+1 samples.
- 4. A circuit according to claim 1, 2 or 3 further comprising means for adjusting the amplitude of the modified noise-estimating signal to produce an amplitude adjusted signal, and wherein the second combining means is responsive to the delayed input signal and the amplitude adjusted signal.
 - 5. A circuit according to any preceding claim, wherein the input signal is a digital signal and wherein the circuit further comprises means for delaying the input signal by a predetermined number of samples to produce a predetermined delayed signal; and wherein the variable filter means is responsive to the predetermined delayed signal to produce the noise-estimating signal.
 - 6. A circuit according to any preceding claim, wherein the filter parameters of the second filter means are selected for use by the hearing impaired as a function of the user's hearing impairment or are selected as a function of an expected noise environment.
 - A method of reducing noise components present in an input signal in the audible frequency range comprising the steps of:

filtering the input signal with a variable filter to produce a noise-estimating signal;

combining the input signal and the noise-estimating signal to produce a composite signal;

varying the parameters of the variable filter in response to the composite signal;

filtering the noise-estimating signal according to predetermined filter parameters to produce a modified noise-estimating signal;


delaying the input signal to produce a delayed signal; and


combining the delayed signal and the modified noise-estimating signal to produce a noise-reduced output signal.


- 8. A method according to claim 7 further comprising the step of selectively adjusting the amplitude of the modified noise-estimating signal in response to the threshold level of the input signal to produce an amplitude-adjusted signal, and wherein the second stated combining step comprises combining the delayed signal and the amplitude-adjusted signal.
- 9. A hearing aid comprising:


a microphone for producing an input signal in response to sound in which noise components are present;


- a noise-reduction circuit according to any one of claims 1 to 6; and
- a transducer for producing sound with a reduced level of noise components as a function of the noise-reduced output signal.













EUROPEAN SEARCH REPORT

Application Number

EP 93 30 1401

Category	Citation of document with of relevant p		ropriate,	Relevant to claim	CLASSIFICATION OF TH APPLICATION (Int. Cl.5)
Y	ICASSP 87,April 6- pages 1171-1174, H Noise Cancellation TMS32020'	en-Geul Yeh: '	Adaptive	2, 1,7,9	H04R25/00 G10L3/02 H03H21/00
A	* page 1172, parag figure 2 *	raph III - pa	ige 1173;	2,3	
Y A	US-A-4 956 867 (ZUI * column 4, line 3 figures 1,2 *	REK ET AL.) - column 5,	line 47;	1,7,9 2,4,5	9
A	WO-A-9 005 437 (NIC CORPORATION) * page 2, line 35 figure 8 *			1	
	US-A-4 243 935 (MCC * column 2, line 50 figures 2,3 *	COOL ET AL.) D - column 3,	line 31;	1	
					TECHNICAL FIELDS SEARCHED (Int. Cl.5)
					H04R G10L H03H
	· :				
	· ,		-		
				<u>:</u>	
	The present search report has t	een drawn up for all	claims	 :	
Place of search Date of on THE HAGUE 11 JUNE		1993		Examiner GASTALDI G.L.	
X : partic Y : partic docui	ATEGORY OF CITED DOCUME cularly relevant if taken alone cularly relevant if combined with an ment of the same category toological background		E: earlier patent after the filing D: document cite L: document cite	d in the application of for other reasons	e invention lished on, or
O : non-written disclosure P : intermediate document		& : member of the same patent family, corresponding document			

This Page Blank (uspto)